Abstract-Periodic jitter raises the harmonic spurs at frequency synthesizer output spectrum, down-converting the out-of-band interferers into the desired band and corrupting the wanted signal. This paper proposes a comprehensive behavioral model for spur characterization of edge-combining delay-locked loop (DLL)-based synthesizers, which includes the effects of delay mismatch, static phase error (SPE), and duty cycle distortion (DCD). Based on the proposed model and utilizing Fourier series representation of DLL output phases, an analytical model which formulates the synthesizer spur-to-carrier ratio (SCR) is developed. Moreover, from statistical analysis of the analytical derivations, a closed-form expression for SCR is obtained, from which a spur-aware synthesizer design flow is proposed. Employing this flow and without Monte Carlo (MC) method, one can determine the required stage-delay standard deviation (SD) of a DLL-based synthesizer, at which a certain spurious performance demanded by a target wireless standard is satisfied. A design example is presented which utilizes the proposed design flow to fulfill the SCR requirement of 45 dBc for WiMedia-UWB standard. Transistor-level MC simulation of the synthesizer SCR for a standard 65-nm CMOS implementation exhibits good compliance with analytical models and predictions.
I. INTRODUCTION

D
ELAY-LOCKED loop (DLL)-based frequency multipliers have expanded their applications during the last decades into wireless communication systems [1] - [8] . Essential DLL characteristics such as the relatively wide loop-bandwidth, fast lock-in time, limited-accumulative jitter, and first-order stability, indicate the potentials of DLL-based frequency generation schemes [9] . However, designing such systems for RF applications, where carrier signals of certain spectral purity must be provided, has its own challenges. Since the accumulated random jitter within the delay line is reset back to zero at every reference clock edge, edge-combining DLL-based synthesizers exhibit a flat phase noise profile [1] , [4] . On the other hand, as the DLL is locked to the reference period and the carrier is generated by combining the equally-spaced DLL edges, any misalignment of those edges result in periodic jitter and raises the reference harmonic spurs at synthesizer output spectrum, down-converting the out-of-band interferers into the desired band. One of the major contributors to the level of spurious tones in such synthesizers is the duty cycle distortion (DCD) of the reference clock and the internal DLL phases. In addition, the static phase error (SPE) between the reference and feedback signals caused by up/down pulsewidth and current imbalances in phase detector (PD) and charge pump (CP) respectively, deteriorates the spurious performance. Moreover, delay mismatch among delay stages in the delay line, made by the local manufacturing imperfections, will also lead to harmonic spurs. Implied by the matching properties of MOS devices [10] , to minimize the delay mismatch between delay stages, large-area devices should be utilized. Due to stochastic nature of the mismatch, statistical simulations such as Monte Carlo (MC) with large number of samples should be performed for accurate prediction of the synthesizer spurious performance. However, for such complex and limited-bandwidth feedback systems which require a large settling time for each MC sample, circuit-level MC becomes extremely cumbersome. Now consider that to satisfy a certain requirement on harmonic spurs and to avoid over-sizing the delay stages which leads to area and speed penalties, optimal device sizes need to be found by iteratively improving the circuit parameters and performing a new set of circuit-level MC to verify the obtained performance. Consequently, to accelerate the design procedure, it is crucial to develop an accurate behavioral model of the spur characteristics of DLL-based synthesizers, which includes all the main sources of periodic jitter. A thorough analytical model which formulates the spurious performance in terms of DCD, SPE and delay standard deviation (SD) is hence of great interest. A few works [4] , [11] , [12] have studied the spur characteristics of edge-combining synthesizers, from which [4] and [11] limit their analysis solely to the effect of SPE. In [12] , the effect of delay mismatch is also included, but the model is customized only for rising edge combiners (EC) and does not consider the effect of DCD on synthesizer harmonic spurs. When both the clock edges of the DLL phases are used by the EC, the duty cycle variations of those phases will generate a periodicity. This implies that besides SPE and delay SD, the levels of harmonic spurs become also a function of DCD, which is not modeled in [12] . Therefore, it cannot be employed as a general model of edge-combing synthesizers for spur characterization.
In this work, we propose a comprehensive behavioral model of edge-combining DLL-based synthesizers, which includes the impact of DCD as well as the SPE and delay mismatch, on synthesizer spurious performance. Utilizing this model and the Fourier series representation of multiphase DLL outputs, an analytical model is developed, formulating the synthesizer spur-to-carrier ratio (SCR). We further expand our analysis by aid of statistical methods, to obtain a closed-form expression for mean SCR and its probability density function (PDF). Utilizing our closed-form formula, we propose a spur-aware synthesizer design methodology. Employing this design flow and without MC simulations, the required delay SD which satisfies a certain SCR requirement, can be accurately estimated. Based on the calculated delay SD, one can design the corresponding delay stage circuit. The paper is organized as follows. Section II proposes a behavioral model of edge-combining DLL-based synthesizers. In Section III, an analytical model is derived from the Fourier series representation of multiphase DLL outputs. Statistical analysis which results in a close-form expression for synthesizer spur levels is presented in Section IV. In Section V, a spur-aware synthesizer design methodology is proposed which is utilized in the design example of Section VI to find the required stage-delay SD which satisfies the spurious performance of a WiMedia ultra-wideband (UWB) standard. Finally, the paper is concluded in Section VII.
II. BEHAVIORAL MODEL OF DLL-BASED SYNTHESIZERS
Consider the edge-combining DLL-based synthesizer diagram shown in Fig. 1(a) , where the system is locked to a reference clock frequency and generates a carrier at by combining evenly-spaced DLL phases. To characterize the spurious performance, we propose a behavioral feedforward model of the in-lock synthesizer, which considers the effects of the delay mismatch, DCD, and SPE. Note that the model is developed based on a rising-falling current summation EC [1] which employs voltage-to-current (V-I) converter stages shown in Fig. 1(b) . This architecture requires a voltage-controlled delay line (VCDL) with odd number of delay stages . Nevertheless, the model is generic and can be applied to synthesizers of other types of DLL/EC configurations. To model the delay mismatch, we assume that the delay of each stage is a random variable of normal distribution. Note that in active implementations of the delay stage such as the one in Fig. 1(c) , pull-up and pull-down parts responsible for delaying the falling and rising edges respectively, are of different physical properties. This implies that the rising edge time delay and falling edge time delay , experience different mismatch profiles. Therefore, we model them as two independent Gaussian random variables (1) where , , , and are the mean and variance of and , respectively. A waveform representation of the proposed synthesizer model is illustrated in Fig. 2 . To determine and , we assume that the DLL is locked to the reference clock period , but with a time-domain SPE of . So, the total VCDL delay length would be (2) We assume that the mean of the rising and falling edge delays are equal. So, for the in-lock DLL with an -stage VCDL,
Hence, and for the th delay stage, are represented as (4) where , and and are independent zero-mean Gaussian variables, representing the delay mismatch of rising and falling edges, respectively, and extracted from and to simplify the analysis. So, (5) Note that is an offset delay which is applied by the lockedloop to all the stages, such that despite the delay mismatch, the total VCDL delay length maintains equal to . In our feedforward model, this actually models the mismatch-averaging characteristic of the in-lock DLL. To calculate , we assume a rising-edge-locked system. So, (6) In addition, we can write from (4) that (7) Now, from (6) and (7), is found as a random variable that consists of the averaged sum of random variables that is (8) Note that parameter (Fig. 2 ) models the input clock pulsewidth. So, the time-domain DCD value is written as (9) Also note that as mentioned previously, apart from the DCD of the reference clock, the duty cycle is also distorted due to the inherent differences in physical properties of pull-up and pull-down devices. By linearity, it can be shown that the so-called internal duty cycle distortion (IDCD) within a delay stage follows a normal distribution defined as (10) The above expression implies that an accurate ratio sizing between the pull-up and pull-down devices, as assumed in (3), can only eliminate the mean of IDCD, demonstrating that the inter-stage DCD is correlated to the delay mismatch. Fig. 3 depicts the time-domain block diagram of our feedforward model where the combined output, containing the fundamental as well as reference harmonic components, is generated by summation of the time-shifted versions of the rising and falling reference clock edges. The model is implemented in MATLAB and the SCR at synthesizer output spectrum for each MC sample (of randomized and values) is calculated by taking the fast Fourier transform (FFT) of the output signal. This model is employed as a reference for spurious performance analysis in upcoming sections.
III. ANALYTICAL MODELING USING FOURIER SERIES
Based on the introduced behavioral model in Section II, we develop an analytical model which formulates the synthesizer spurious performance in terms of DCD, SPE and delay SD. Containing the magnitude, phase and frequency information of periodic signals, Fourier series are efficient tools for analyzing the square wave multiphase DLL outputs. In Appendix A, we derive the Fourier series of the EC output signal from those of the DLL output phases according to Fig. 2 . As a result, Fourier coefficient of the synthesizer output is represented as (11) where , , and are the amplitude, angular frequency, and (integer) harmonic index of the reference clock, respectively, and and are random variables defined as (12) Similarly, for coefficient of the EC output, we can write (13) We can now find the magnitude of the vector which represents the output spur magnitude for a given harmonic located at . Thus,
The synthesizer's SCR magnitude is therefore expressed as (15) where is the fundamental tone (carrier) magnitude, located at and calculated from (14) for . To verify the derived analytical expression, Fig. 4 compares the MC histogram of the SCR distribution obtained from our reference behavioral model, with that of attained from the analytical model (15) . Note that for the simulations presented in the current section as well as in Section IV, we utilize the following parameters, unless otherwise specified. The reference clock is and the VCDL has stages, generating a carrier at . The SCR is simulated for the harmonic at . Furthermore, and are assumed to be 10% and 1% of the mean stage-delay , which are 10 ps and 1 ps, respectively. Also, the numerical rising and falling edge delay SD values are . Now, to acquire a better insight into (15), we depict the dependence of the mean SCR, as a function of the delay SD, DCD, SPE, and . It can be observed from Fig. 5 (a) and (b) that the SCR is solely defined by the delay SD for small values of DCD and SPE, respectively, and as these parameters get larger, the SCR becomes a function of DCD and SPE as well. Therefore, it is crucial to maintain DCD and SPE sufficiently small, so that we can efficiently get benefit from reducing the delay SD. On the other hand, for a given delay SD, over-improving the SPE and DCD, might not have a significant contribution in lowering the level of spurs, as there exists a lower bound on SCR defined by the delay SD. For this specific example, it can be observed from Fig. 5(a) and (b) , that even with a quite small delay SD of , pushing and below 10 ps and 1 ps, respectively, would not improve SCR much. Also for the case of , it can be noted from Fig. 5 (b) that by pushing below 5 ps, we do not gain any further spur suppression. Fig. 5(c) illustrates how the SCR changes as the delay SD varies for different . As can be observed, for fixed DCD and SPE, and a given normalized delay SD of , increasing from 5 to 25 to achieve a higher carrier frequency of 5 times, results in about 7 dB degradation in spurious performance, even though the delay SD is scaled with to keep constant.
IV. CLOSED-FORM EXPRESSION FOR SYNTHESIZER SCR
In this section, we further expand our analytical model from the previous section by utilizing moment methods and Taylor series approximations, and obtain closed-from expressions for the mean and PDF of SCR at synthesizer output spectrum. As a result, we can estimate the synthesizer spurious performance without using MC.
In part A, we analyze the random variable (14) , i.e., the harmonic spur magnitude, and show that it can be approximated as a Rayleigh random variable. To estimate the SCR distribution (15), we show in part B that the random variable , i.e., the carrier magnitude, can be approximated as a constant value that is equal to its mean. 
A. Magnitude of Spurious Tones
Provided that the spur Fourier coefficients and at the EC output represented by (11) and (13), are two independently and identically distributed (iid) Gaussian random variables of zero mean and equal variances , i.e.,
then the spur magnitude will be a Rayleigh random variable [13] . Assuming and are independent, if the criteria of (16) are satisfied, we can efficiently characterize the harmonic spurs of the synthesizer, using the properties of Rayleigh distribution. To investigate (16), we start from normality test. Statistical approaches involve calculation of skewness and kurtosis of the coefficients. In this work, we use graphical approach which has less complexity and works well for our approximation. Using (11) and (13), the MC histograms of the output spur Fourier coefficients are plotted in Fig. 6(a) , indicating that fits well within its corresponding Gaussian dashed curve. The observed skew in histogram is due to the rising-edge-delay mismatch averaging characteristic of the DLL, whose averaged value is applied to both the rising and falling edge delays, according to (4) . This can be verified by plotting the histograms in Fig. 6(b) , for an open-loop case , where no skew on is observed. Nevertheless, as the skew in the closed-loop case is small, coefficient is also considered as a normal variable.
To evaluate the Fourier coefficients of the output spur as a function of delay SD, we utilize the variance formula of (17) in which is the expectation operator. It can be inspected from Fig. 6(c) , that for small delay SDs, the variance and second moment are equal for each coefficient, indicating that the corresponding mean values are sufficiently small to be considered as zero. In addition, it can be noted that the variance of and are almost identical for small SDs. This implies that the criteria of (16) can be considered as valid as long as the delay SD maintains sufficiently small. This is in fact the case in the context of frequency synthesis with stringent requirements on spur levels. Therefore, we approximate the magnitude of the output spurs as a Rayleigh random variable with PDF and mean that are expressed respectively as (18) (19) where . To determine (18) and (19), we need to find the first and second moments of the output Fourier coefficients, and calculate their variance from (17) . So, we expand the expression for coefficient in (11) 
In Appendix B, we first simplify (20) by utilizing the first and second-order Taylor series approximation of sine and cosine respectively, and then obtain the mean of by finding its first moment. This can be similarly done for . As a result, (24) (25)
As also discussed in Appendix B, to find variance, we determine and , and substitute them in (17) to get
Similarly for coefficient, the variance is derived as
The value of in (18) and (19) can be approximated by the averaged sum of (26) and (27) as (28) To verify the derived mean and variance expressions, we plot them as dashed lines in Fig. 7(a) and (b) , respectively, and compare them with those corresponding values attained from MC of our analytical model (15) . As can be observed, for small delay SDs, the derived expressions match the simulations. For large delay SDs, the accuracy degrades due to the low-order Taylor series which was utilized to approximate and . Nonetheless, higher order Taylor approximation which results in complex derivations would not be necessary, because as mentioned before, the large values of SDs are in fact avoided due to the stringent requirements on synthesizer output spur levels.
B. Magnitude of Spur-to-Carrier Ratio (SCR)
As indicated by (15) , the synthesizer SCR is the ratio distribution of Rayleigh random variable over the random variable , i.e., the magnitude of the fundamental tone. Fourier coefficients of , i.e., and , are calculated from (11) and (13) respectively, for
. In order to characterize the ratio random variable SCR, we depict the mean and variance of and as functions of delay SD in Fig. 8(a) . It can be observed that the mean of the fundamental tone , is much larger than its own variance var[C], as well as the mean and variance of the numerator . Therefore, we approximate the SCR distribution by replacing with its mean, and modify (15) as (29) To find , we plot the carrier coefficients and in Fig.  8(b) and observe that the mean values and , are much larger than the variances and . So, we approximate as (30) Shown in Fig. 8(b) , the approximated closely matches its MC-simulated counterpart. For small delay SD values, (30) can be further simplified to (31) Finally, as SCR is the ratio of Rayleigh variable to a constant, we use linearity to approximate SCR also as a Rayleigh variable with PDF and mean of (32) (33) where (34) Logarithmic representation of the PDF in (32) is obtained by change of variables, resulting in Log-Rayleigh PDF [14] of (35) To verify the analysis, the distribution of the synthesizer SCR is illustrated in Fig. 8(c) . The dashed curve shows the normalized closed-form SCR PDF of (35), and the bar chart is the SCR histogram obtained from MC simulation of our analytical model.
C. Closed-Form Expression Accuracy
In this part we evaluate the accuracy of the proposed Rayleighapproximated closed-from formula, for large variations in SPE, DCD, and delay SD. To do so, we consider four different normalized delay SD values of , 0.8%, 1.4%, and 2%, as well as three SPE values of , 1, and 2 ps. Then we sweep DCD from to 30 ps. Fig. 9 plots the calculated mean SCR values from the closed-form expression (33) and compares them with the MC-simulated SCR of the analytical model (15) . Shown in Fig. 9(a) , with a zero SPE, the simulation and prediction follow each other even at a large DCD of 30 ps. A small offset of less than a dB is observable for the large delay SD of , which is in line with our discussion in the previous part, and disappears as the delay SD gets smaller. On the other hand, as the DCD and SPE values get much larger compared to the delay SD value, the accuracy gets degraded. Analysis of several simulations indicates that at large DCD and SPE values for which (36) the criteria of (16) which is required for Rayleigh approximation, would not satisfy anymore. However, for reasonable values of SPE, DCD, and delay SD in the context of frequency synthesis, the proposed closed-form expression can predict the SCR of the largest spurs, with an acceptable accuracy. Fig. 9(c) demonstrates that a less than 1 dB error in SCR estimation can be obtained even for a small delay SD of , and with reasonable DCD and SPE values of and , achievable in state-of-the-art CMOS implementations [2] , [6] , [15] .
V. A SPUR-AWARE SYNTHESIZER DESIGN FLOW
Based on our analysis in Section IV which led to a close-from formula for the output SCR, we now propose a spur-aware DLLbased frequency synthesizer design flow. This methodology determines the required value of the stage-delay SD, at which a certain spurious performance (SCR) at synthesizer output is achieved. Since the proposed design flow does not employ MC simulations, the overall iterative design process to find the required delay SD is accelerated. Prior to discussing the flow, we first derive an expression for the best SCR for a given delay SD, which is achieved when SPE and DCD are negligibly small. To do so, we first simplify the variance of the output spur Fourier coefficients which is given in (26) and (27). For , we have 
Also for very small SPE and DCD values, the mean magnitude of the carrier in (30) is simplified as
Now, by substitution of (39) and (40) into (33) and (34), the lower bound on the achievable mean SCR is determined as
The above expression indicates the best achievable spur suppression for a given delay mismatch and very small SPE and DCD values. Now, by knowing the spurious performance specification of the target standard, i.e., the maximum allowed spur-tocarrier level, we can reformulate (41) to find an upper bound on the normalized delay SD, as (42) The proposed spur-aware methodology is illustrated in form of a flowchart in Fig. 10 . First, from the specifications of the target wireless standard, which provides information such as the frequency bands, channel spacing, and switching time, we determine the design parameters including the reference clock frequency , and the number of delay stages . Then, from (42), we find the upper bound on the delay SD, , by which a given satisfies when SPE and DCD are sufficiently small. Afterwards, to consider the effect of non-zero SPE and DCD, we use the initially-calculated as well as the estimated achievable SPE and DCD values, to calculate from (28), from (31), and finally from (34). Now we can determine the provided mean SCR from (33). If it is larger than , then we improve our initial delay SD and calculate the new mean SCR, and repeat this procedure until . Based on the calculated value of the required delay SD, one can do the sizing of the delay stage transistors using a similar approach as in [12] .
VI. WIMEDIA-UWB SYNTHESIZER; A CASE STUDY
In this section we employ the proposed design flow in Section V to find the required stage-delay SD for a DLL-based frequency synthesizer, which satisfies the spurious performance requirement of WiMedia-UWB bandgroup (BG) 1 standard [16] .
A. Design Procedure
The spectrum allocation of the standard as well as the coexisting wireless technologies is illustrated in Fig. 11 . The spur suppression requirement of WiMedia-UWB is calculated from the interferer scenario [17] . As can be seen in Fig. 11 , because of the strong out-of-band interferers from IEEE 802.11 a/b/g, those spurious tones which fall within 2.4 to 5 GHz range, should maintain below 45 dBc [17] , [18] . Note that the SCR provided by the DLL can be relaxed by a few dBs depending on the synthesizer architecture. The V-I converter-based EC with LC tank load [1] will band-pass-filter the spurs to some extent, depending on its factor. In addition, utilizing as twice as the required input frequency and performing frequency division to generate quadrature carriers, will also suppress the spur levels. Therefore, we assume a 6 dB of suppression is already provided, implying that of 39 dBc should be delivered. Shown in Fig. 11 , WiMedia BG 1 consists of three sub-bands with center frequencies at 264 13, 264 15, and 264 17 MHz, respectively. Hence, sub-band 3 has the maximum number of delay stages with . Moreover, a reference clock of is utilized. Following the proposed flow, we calculate from (42) which provides for the largest harmonic spur , We now use this value along with our estimated achievable values of SPE and DCD, i.e., and , respectively, to calculate the provided mean spur suppression from (33), as (44) Since this value is larger than , we reduce the normalized delay SD from 0.43% to 0.4% (e.g.,
) and calculate the new SCR as (45) Consequently, we have determined the value of delay SD, for which the required by WiMedia-UWB is satisfied. Now by knowing the required delay SD, transistor sizing of the delay stage circuit is straightforward. The mismatch characteristic of MOS transistors is a well-studied subject. The standard deviation of the drain current and threshold voltage due to the device mismatch is described by the following equations [10] , (46) (47) where is the device area, and and are the technology-dependent constants. The above equations indicate that increasing the overdrive voltage will reduce the deviation of , and increasing the transistor area limits the deviation of both and . An analytic model of the delay stage similar to that of [12] can be developed to estimate the required transistor areas. In order to provide the required matching with optimum device areas, we have utilized low threshold voltage (LVT) devices to increase the overdrive voltages. The transistor sizing and biasing details regarding a standard 65-nm CMOS implementation of a current-starved delay stage which provides the calculated normalized delay SD of , are indicated in Fig. 12 . Note that to synthesize the carrier for all three sub-bands of BG 1, the number of delay stages in VCDL should be reconfigurable [4] , [19] among and . This implies that although decreases when the synthesizer switches into the lower sub-bands, the control voltage also drops. The voltage drop value depends on VCDL voltage-to-delay transfer function. Hence, the SCR specification of the synthesizer puts a lower bound on the VCDL gain by indicating the minimum tolerable overdrive voltage at which also satisfies for sub-band 1.
B. Evaluation of the Results
In this part we present the transistor-level MC simulation result regarding the spurious performance of the DLL-based WiMedia-UWB synthesizer discussed in part A, and compare it with our analytical derivations. The simulated synthesizer testbench is depicted in Fig. 13 . In order to reduce the MC simulation time, we replace the DLL with an open-loop VCDL of 17 current-starved delay stages of Fig. 12 , while a constant loop control voltage is utilized. We also use 17 ideal V-I converters and short their outputs to perform edge-combining function and generate the multiplied carrier frequency . The MC simulation on the transistor-level testbench is performed using Spectre Cadence in a standard 65-nm CMOS process. To increase the simulator accuracy, we set the tolerance options as , , and . Also, in order to speed up the simulations, we enabled the accelerated parallel simulator (APS). The bar chart in Fig. 14 shows the transistor-level MC histogram of the WiMedia-UWB synthesizer output SCR, for the reference harmonic at . The dash-dotted line represents the normalized predicted PDF of the WiMedia-UWB synthesizer SCR, using the proposed closed-form formula of Log-Rayleigh approximation (35). Note that among those simulation parameters listed in Fig. 14 samples on the open-loop VCDL is about (16.7 s/sample). Note that the simulation time becomes even higher when utilizing a closed-loop DLL for MC simulation. By employing the proposed methodology on the other hand, the design iterations are performed on the closed-form expressions (Fig. 10) , where no simulation is involved. It can be observed from Fig. 14 that the predicted SCR PDF regarding the largest out-of-band harmonic spur at DLL-based WiMedia-UWB synthesizer output spectrum follows the corresponding MC histogram. Also the required of 39 dBc is satisfied and the predicted and simulated mean SCR values are closely matched with less than 1 dB error. Considering the utilized values of DCD, SPE, and delay SD, this result is in line with the accuracy condition in (36).
VII. CONCLUSION
Fixed-pattern jitter in DLL-based edge-combing frequency synthesizers is generated due to phase misalignment of the DLL output edges. The resulting harmonic spurs down-convert the out-of-band interferers into the wanted channels, corrupting the desired signal. This paper proposes a comprehensive behavioral model for DLL-based frequency synthesizers which includes the effect of delay mismatch, SPE, and DCD on synthesizer spurious performance. From the proposed model and employing the Fourier series analysis of the DLL output edges, an analytical model is obtained which formulates the spur-to-carrier ratio SCR, at synthesizer output. The analytical expression is further developed by employing statistical methods, to derive a close-form expression for the harmonic SCR. Based on our closed-form derivations, a spur-aware design flow is introduced which determines the required stage-delay SD for a given SCR performance without using MC simulations, which speeds up the overall iterative design procedure. As an experimental case, the proposed design methodology is utilized to calculate the stage-delay SD of a DLL-based synthesizer, at which the SCR of WiMedia-UWB standard is satisfied. Based on the calculated delay SD, the delay stage is then designed in a standard 65-nm CMOS process. Transistor-level MC simulation regarding the synthesizer spurious performance demonstrates good compliance with behavioral model and analytical predictions. 
Since the EC output is constructed by summation of the multiphase DLL signals, its Fourier series can be written as The mean of is derived from its first moment as
To calculate , we first utilize (12) to write (55)
Then from linearity, we calculate the required expectations as (57)
To obtain variance, and are required. The former is determined from (54). The latter is derived by calculating from (53), and then applying the expectation. Substituting the resulting approximated expressions into (17) , (60) where (61) (62) (63)
